| File Name: | Mastering RISC-V in SystemVerilog: From ISA to Working CPU |
| Content Source: | https://www.udemy.com/course/mastering-risc-v-in-systemverilog-from-isa-to-working-cpu |
| Genre / Category: | Programming |
| File Size : | 612.1 MB |
| Publisher: | Yoav Dror |
| Updated and Published: | December 8, 2025 |
This course takes you step by step through designing, coding, and simulating a fully functional RISC-V RV32I single-cycle processor. We start from the fundamentals of the RISC-V architecture and gradually construct every hardware block: Instruction Memory, Fetch, Decode, Register File, ALU, Data Memory, Branch Control, and the Control Unit.
You’ll see how each piece works on its own, and how they all connect into a real CPU capable of running machine code. Unlike theoretical architecture courses, this one is hands-on and project based. You won’t just learn how a processor works, you will build one, simulate it in ModelSim, load assembly programs, and watch them execute.
By the end of this course, you will:
- Understand the RISC-V ISA deeply – instruction formats, immediates, registers, and execution flow.
- Design every CPU block in SystemVerilog and connect them into a complete RV32I processor.
- Decode real instructions and generate all associated control signals.
- Run assembly algorithms such as Maximum Finder, Fibonacci, and Bubble Sort on your processor.
- Simulate and debug the entire CPU in ModelSim with waveform analysis.
- Think like a hardware architect – understanding datapaths, control logic, and instruction execution.
This course is perfect for:
- Students in Computer Engineering or Electrical Engineering who want real CPU-design experience.
- Beginners in digital design seeking a guided, practical introduction to processor architecture.
- Junior Design and Verification Engineers who wants to understand how a real processor works at the RTL level.
No prior RISC-V experience is required.
Basic Verilog/SystemVerilog knowledge is required, and everything else is taught step by step, from architecture to simulation.
DOWNLOAD LINK: Mastering RISC-V in SystemVerilog: From ISA to Working CPU
FILEAXA.COM – is our main file storage service. We host all files there. You can join the FILEAXA.COM premium service to access our all files without any limation and fast download speed.
